System- and Application-level Support for Runtime Hardware Reconfiguration on SoC Platforms

نویسندگان

  • Dimitris Syrivelis
  • Spyros Lalis
چکیده

This paper discusses the design and implementation of a system-level mechanism and corresponding applicationlevel support that enables programs running on a reconfigurable SoC to modify the underlying FPGA at runtime. Applications may request the addition and/or removal of softcore devices at any point in time. Requests are handled in a coordinated way via a separate user-level process that fetches the configuration bistream from an exernal server. System reconfiguration is implemented via a fast suspend-resume mechanism with support for dynamic softcore device address management to achieve flexible device placement on the reconfigurable fabric. Even though our approach does not rely on advanced (and expensive) hardware that supports dynamic partial reconfiguration, the obtained functionality is sufficient for a wide range of application scenarios.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

Modelling Tile-Based Run-Time Reconfigurable Systems Using SystemC

In the area of hardware design, there is a noticeable trend towards the use of run-time reconfigurable elements as parts of System-on-Chips (SoCs), SoCs themselves are frequently targeted to reconfigurable platforms such as field programmable gate arrays. This development is a challenge to established high-level modelling and simulation methods which assume a static structure of the simulated s...

متن کامل

Reconfigurable and Evolvable Hardware Fabric

In this work, we are developing a novel reconfigurable multiprocessor architecture, environment and tools for autonomous onboard processing in space platforms. Among the important features of our method are: reconfigurability and processor adaptability for high rate wireless functions; usage of system-on-chip (SOC) technology to embed hardware modules and reconfigurable blocks; integration of r...

متن کامل

Design of multi-mode application-specific cores based on high-level synthesis

In a mobile society, more and more devices need to continuously adapt to changing environments. Such mode switches can be smoothly done in software using a general purpose processor or a digital signal processor. However hardware cores only can cope with both throughput and power consumption constraints. Reconfigurable hardware platforms provided by FPGA devices offer partial reconfiguration at...

متن کامل

Multi-controller reconfiguration system for FPGAs

Adaptivity is one of the most critical issues related to System-on-Chip (SoC) design. In order to be runtime adaptive, SoC have to take into account changes related to user preferences and environment at runtime. Dynamically reconfigurable SoC, such as those implemented on Field Programmable Gate Arrays (FPGAs), are a good solution for runtime adaptivity. Dynamic reconfiguration allows FPGAs to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006